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Abstract—This paper focuses attention on electrical properties
of ultra-thin silicon nitride films grown by radial line slot antenna
high-density plasma system at a temperature of 400 C as an ad-
vanced gate dielectric film. The results show low density of inter-
face trap and bulk charge, lower leakage current than jet vapor
deposition silicon nitride and thermally grown silicon oxide with
same equivalent oxide thickness. Furthermore, they represent high
breakdown field intensity, almost no stress-induced leakage cur-
rent, very little trap generation even in high-field stress, and excel-
lent resistance to boron penetration and oxidation.
Index Terms—Dielectric film, MOS capacitors, thin film.
I. INTRODUCTION
THE PROGRESS of MOS LSI technology has been basedon the shrinking of MOSFET’s. Along with downsizing
MOSFET’s for more than 25 years, the gate oxide equivalent
thickness of MOSFET’s has continued to be reduced. Since
the invention of MOS device, thermally grown silicon oxide,
the prevailing gate dielectric for Si based MOS devices, has
remarkable electrical properties that are unmatched by other
materials. However, transistor scaling is driving gate oxide
equivalent thickness to down 3 nm and below, when direct
tunneling current becomes significant. Ultra-thin silicon oxide
below 3 nm is not expected to be robust enough for future
transistor gate dielectric application. In order to continue
downsizing MOSFET’s, thermally grown silicon oxide will
be replaced by higher dielectric-constant films, for example
Ta O and Si N .
Furthermore, it is necessary to introduce metal substrate
silicon-on-insulator (SOI) devices in future high-speed (
GHz) ULSI circuits [1]. In order to fabricate metal substrate
SOI devices, all of manufacturing processes have to be done
as low as 550 C to avoid unexpected reaction between Si and
metals. Moreover, to realize ultra-high integration devices with
precise doping profile control, all of manufacturing processes
must be done as low as 550 C to prevent rediffusion of
impurities previously formed in substrate. In order to establish
total low-temperature processing below 550 C, lowering
the process temperature of high-integrity silicon nitride film
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formation is a critical issue. However, the conventional thermal
nitridation of silicon surface uses high-temperature process
over 1200 C [2]. The growth temperature of plasma-enhanced
nitridation exceeds 900 C [3], [4]. Only few studies [5], [6],
have explored lowering the growth temperature of silicon
nitride by direct nitridation of silicon surface.
Recently jet vapor deposition (JVD) silicon nitride has been
studied [7] and has shown excellent electrical results [8]. JVD
silicon nitride films are deposited at room temperature, how-
ever, they needs high-temperature annealing at 800 C to im-
prove their electrical properties. Such a high-temperature an-
nealing prevents from precise control of dopant profile formed
previously in the substrate and enhances unexpected reaction
between Si and metal.
A radial line slot antenna (RLSA) [9] high-density plasma
system [10] can form high-integrity silicon nitride film at a tem-
perature of 400 C [11]. The purpose of this paper is to investi-
gate electrical properties of ultra-thin silicon nitride film grown
by RLSA high-density plasma system.
II. EXPERIMENTAL
Fig. 1 illustrates a newly-developed microwave-excitation
plasma system featuring using radial line slot antenna (RLSA).
This system is characterized by low ion bombardment energy
less than 7 eV, high plasma density above cm , low
electron temperature below 1.3 eV and excellent uniformity
less than 1% on 300 mm diameter wafer [10]. The low electron
temperature is one of the factors that lower ion-bombarding
energy. Plasma excitation space is enclosed with quartz
cylinder to avoid any contamination from the surrounding
spaces. In the direct nitridation of silicon surface, Ar/N or
Ar/N /H or Ar/NH mixed gases were used. The applied
microwave power density and frequency were 5 W/cm and
8.3 GHz, respectively. The substrate temperature was as low
as 400 C. Background pressure was 10 torr. Cz n-type
(100) silicon wafers with a resistivity 3–5 cm and Epi p-type
(100) wafers with resistivity 10–15 cm were used. Before
direct nitridation, silicon surface was treated by modified RCA
cleaning [12]. A MIS [Al/Si N /Si(100)] capacitor of
cm and cm in area was fabricated to evaluate electrical
properties. The Al electrodes with thickness of about 1 m
were deposited by evaporation. Ultra-thin silicon nitride films
were grown by direct nitridation of silicon surface employing
RLSA high-density plasma (Ar/N , Ar/N /H , or Ar/NH
mixed plasma) at 400 C. Post metal annealing was carried
0018–9383/00$10.00 © 2000 IEEE
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Fig. 1. Schematic of newly developed microwave-excitation plasma process
equipment by using radial line slot antenna (RLSA).
Fig. 2. Si2p XPS spectra of silicon nitride film grown by using high-density
plasma at 400 C. XPS spectra of thermally grown silicon oxide are also shown
as a reference.
out at 400 C in N /H 90/10 mixing gas for 30 min.
The equivalent oxide thickness (EOT) used in this study was
obtained from high-frequency (1 MHz) capacitance–voltage
(C–V) data in strong accumulation using a dielectric constant
of 3.9. In constant current stress test, stressing current density
was fixed at 10 mA/cm .
III. RESULTS AND DISCUSSION
Fig. 2 shows Si2p X-ray photoelectron spectroscopy (XPS)
spectrum of silicon nitride film grown at 400 C by high-density
plasma. Si2p XPS spectrum of thermally grown oxide is also
shown in this figure as a reference. The intensity of Si2p3/2
from silicon substrate is normalized. The shape and position of
chemically shifted Si2p peak due to nitridation of silicon surface
shows that the silicon nitride film is nearly stoichiometric and
Si-O bond does not exist in the silicon nitride film at all.
Fig. 3 shows C–V curves of silicon nitride grown by Ar/N
and Ar/N /H or Ar/NH (these two behave in the same way).
There are humps due to interface traps and hysteresis attributed
to charge traps in the silicon nitride film observed in C–V data
of nitride film grown by Ar/N plasma. On the other hand, hys-
teresis and hump do not exist in C–V data for nitride films grown
by Ar/N /H or Ar/NH plasma. The hysteresis free silicon ni-
tride can be realized at a temperature as low as 400 C.
Fig. 3. C–V curve of silicon nitride grown by Ar/N plasma and Ar/N /H or
Ar/NH plasma, respectively.
Fig. 4. N1s XPS spectra of silicon nitride film grown by Ar/N plasma and
Ar/N /H or Ar/NH plasma, respectively.
N1s XPS spectrums of RLSA silicon nitride film grown by
Ar/N and Ar/N /H or Ar/NH are shown in Fig. 4. N–H is
identified with Si N in XPS spectrum of RLSA silicon nitride
grown by Ar/N /H or Ar/NH plasma. The hysteresis of C–V
curve attributed to charge traps in silicon nitride film can be
improved dramatically by terminating dangling bond in silicon
nitride with hydrogen (Ar/N /H or Ar/NH case).
Fig. 5 shows – curves of silicon nitride grown by Ar/N
and Ar/N /H or Ar/NH . The leakage current attributed to
charge traps in silicon nitride film can be improved by termi-
nating dangling bond in silicon nitride with hydrogen.
Fig. 6 shows high-frequency and quasistatic C–V curves of
MIS capacitor with silicon nitride gate dielectric. There is no
perceptible hysteresis attributed to charge trap in silicon nitride
film at all. The excellent match between high-frequency and
quasistatic C–V curve indicates low density of interface trap.
The interface trap density of (eV cm ) at mid
gap can be achieved at a temperature of 400 C. The interface
trap density can be improved below mid (eV cm )
level by increasing growth temperature up to 500 C. From
capacitance of silicon nitride and physical thickness measured
by spectroscopic ellipsometry, relative dielectric constant of 6.7
was calculated.
Fig. 7 represents the Fowler–Nordheim plot of the – curve
of silicon nitride with 3.7 nm (EOT). In four decades, the –
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Fig. 5. J–V curves of silicon nitride grown in Ar/N and Ar/N /H .
Fig. 6. High-frequency and quasistatic C–V curves of RLSA silicon nitride
film.
Fig. 7. Fowler–Nordheim plot of J–V curve of silicon nitride with 3.7 nm
(EOT).
curve shows excellent fit to Fowler–Nordheim tunneling. As-
suming an effective mass of 0.5 times the free electron mass
and using EOT, the electron barrier height is 2.1 eV. In conven-
tional silicon nitride film, the dominant current component is
due to the Pool–Frenkel conduction mechanism [13]. However,
in silicon nitride film grown by RLSA high-density plasma,
Fowler–Nordheim tunneling current is dominant in higher elec-
tric field region. This is due to decreasing trap density in silicon
nitride. In lower electric field region, direct tunneling current
plays major role.
Figs. 8 and 9 show – curves of silicon nitride with EOT
of 2.1 and 3.0 nm, respectively. The leakage current of silicon
Fig. 8. J–V curves of various silicon nitride films with EOT around 3.0 nm.
Fig. 9. J–V curves of various silicon nitride films with EOT of 2.1 nm.
Fig. 10. Breakdown field intensity distribution of silicon nitride with EOT of
2.1 nm, substrate injection, gate injection.
nitride grown by RLSA high-density plasma is the lowest com-
pared to those of thermal oxide [14] and JVD silicon nitride [14].
The reason for the tunneling current is much lower in silicon ni-
tride film compared to thermally grown silicon oxide for a given
EOT, despite having a lower barrier height than thermally grown
silicon oxide, is because of its higher physical thickness which
is more than the effect of barrier height differences.
Fig. 10 shows the breakdown field intensity ( ) distribu-
tion of silicon nitride film with EOT of 2.1 nm. High of
over 15 MV/cm with excellent uniformity can be obtained for
both polarities. These data are compatible to high-quality ther-
mally grown silicon oxide.
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Fig. 11. Stress-induced leakage current of silicon nitride with 2.1 nm (EOT),
substrate injection, gate injection.
Fig. 12. Stress-induced C–V curve shift of silicon nitride with 2.1 nm (EOT),
substrate injection, gate injection.
The stress-induced leakage current (SILC) for both polarities
of current injection in MIS capacitor with 2.1 nm (EOT) silicon
nitride is shown in Fig. 11. After constant-current stressing of
100 C/cm2, there is no discernible SILC for both polarities at
all. The robustness of these films is demonstrated.
Fig. 12 shows stress-induced C–V shift of silicon nitride with
2.1 nm (EOT) for both polarities of current injection. After con-
stant-current stressing of 100 C/cm , th shifts are only 11 mV
for substrate injection and 28 mV for gate injection, respec-
tively. Fig. 13 shows gate voltage shift of the silicon nitride with
2.1 nm (EOT) under the constant-current stress. After 10 C/cm
of constant-current stress, gate voltage shifts are only 18 mV
for substrate injection and 30 mV for gate injection. These re-
sults show very little trap generation even in high-electric-field
stress. These results are far better than the best results recently
reported [15].
Fig. 14 shows how silicon nitride grown by RLSA high-den-
sity plasma system can resist to boron penetration. The sub-
strate doping concentration was measured by high-frequency
C–V curve in depletion region. For the silicon nitride film with 2
nm (EOT), no boron penetration took place at a temperature as
high as 1000 C for as long as 30 min, while a 5-nm thick ther-
mally grown silicon oxide shows more than four orders magni-
tude increase in the surface doping condition.
The resistance to oxidation of silicon nitride layer is shown
in Fig. 15. The EOT of silicon nitride is not increased after 800
Fig. 13. Gate voltage shift under constant current stressing (10 mA/cm ),
substrate injection, gate injection.
Fig. 14. Substrate boron concentration after drive in annealing at 1000 C for
30 min.
Fig. 15. Silicon nitride thickness after oxidation.
C oxidation as long as 30 min. A 2.2-nm thick silicon nitride
has excellent resistance to oxidation even at a temperature of
800 C. The silicon nitride can be used as a barrier layer in order
to suppress growth of unexpected silicon oxide layer between
silicon substrate and high dielectric films.
IV. CONCLUSION
Highly robust ultra-thin silicon nitride films can be realized
by direct nitridation of silicon surface at 400 C employing
RLSA high-density plasma system. The silicon nitride films
have low density of interface trap and bulk charge enough to be
used as a gate dielectric application. The gate leakage current
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is dramatically improved by the RLSA silicon nitride film com-
pared to JVD silicon nitride films and thermally grown silicon
oxide films with same EOT. Furthermore, they represent high
breakdown field intensity, almost no stress-induced leakage cur-
rent, very little trap generation even in high-field stress, and ex-
cellent resistance to boron penetration. They also have high re-
sistance to oxidation to be used as a barrier layer between sil-
icon substrate and high dielectric content materials for future
gate dielectric structure. The scaling limit of gate dielectric can
be overcome by the silicon nitride grown by RLSA plasma.
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